Loading design…
cyfinfaza
Hardware design for 100V 3-parallel Si FET half bridge module on a 2 layer PCB
| Reference | Value | Description |
|---|---|---|
| Q1-Q6 | SiR622DP | N-MOSFET transistor, source/gate/drain |
| U1 | UCC27834DR | Gate Drivers 200-V 4-A/4-A -40C ~ 150C (TJ) Half- Bridge Driver with I 8-SOIC (0.154", 3.90mm Width) |
| C1,C2,C8 | 2.2u | Unpolarized capacitor |
| C3-C7 | 100u | Polarized capacitor |
| C9 | 100n | Unpolarized capacitor |
| D1 | FES1GE | Diode |
| D2-D7 | 1N4148WS | 75V 0.15A Fast switching Diode, SOD-323 |
| J1,J4 | Screw_Terminal_01x02 | Generic screw terminal, single row, 01x02, script generated (kicad-library-utils/schlib/autogen/connector/) |
| J2 | Conn_01x02_Pin | Generic connector, single row, 01x02, script generated |
| J3 | Conn_01x03_Pin | Generic connector, single row, 01x03, script generated |
| R1,R3,R5,R7,R9,R11,R13 | 3 | Resistor |
| R2,R4,R6,R8,R10,R12 | 1 | Resistor |