Loading design…
jayis1
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
| Reference | Value | Description |
|---|---|---|
| Q1 | BROWNOUT_FET_STAGE | |
| U1 | STM32H563RIT6 | |
| U2 | MachXO3LF-2100C | |
| U3 | ESP32-C3-MINI-1 | |
| U4 | INA238 | |
| U5 | 5V_BUCK | |
| J1 | RJ45_PSE_IN | |
| J2 | RJ45_PD_OUT | |
| K1 | BYPASS_RELAY | |
| RN1 | CLASS_SIG_LADDER |