Loading design…
ranveerlabs
a reconfigurable spatial processor on the iCE40UP5K where the hardware topology is the program
| Reference | Value | Description |
|---|---|---|
| U1 | ICE40UP5K-SG48I | |
| U2 | FT231XS-R | |
| U3 | W25Q32JVSSIQ | |
| U4 | AP2112K-3.3TRG1 | |
| U5 | ME6211C12M5G-N | |
| U6 | USBLC6-2SC6 | |
| C1-C9,C19-C21 | 100n | |
| C10,C18 | 10u | |
| C11-C14 | 4u7 | |
| C15-C17 | 1u | |
| D1-D17 | KT-0603R | |
| F1 | 500mA | |
| FB1,FB2 | 600R@100M | |
| J1 | TYPE-C-31-M-12 | |
| R1-R16 | 270 | |
| R17-R21,R28-R30 | 10k | |
| R22 | 1k | |
| R23,R24 | 5k1 | |
| R25 | 100k | |
| R26 | 1M | |
| R27 | 100 | |
| SW1 | TS-1187A-B-A-B | |
| X1 | 1532H4-16000JWPDTSNL |